As transistor dimensions shrink, the physical distance between the source and drain terminals decreases. This reduction allows the electric field from the drain to more easily influence the channel region, thus reducing the barrier height. The scaling of traditional planar transistors exacerbates DIBL, making it a significant challenge in nanotechnology and semiconductor device fabrication.
