In FD-SOI technology, the silicon layer is thin enough to allow the entire channel region to be depleted of charge carriers when a voltage is applied to the gate. This creates a better control over the electrostatic potential and reduces leakage current, which is a significant issue in bulk CMOS technology. The insulating layer beneath the silicon further isolates the transistors, reducing parasitic capacitance and improving overall performance.
